module Machine(
);

	reg originClock;

	initial originClock <= 0;
	always @(originClck) begin
		#1 originClock <= ~originClock;
	end

endmodule
